

# ***Elevated substrate temperature implantation of 70 MeV Au in GaAs***

V V Bhide, K V Sukhatankar\*, M M Belekar

Lokmanya Tilak Institute of Post Graduate Teaching and Research,  
Gogate Jogalekar College, Ratnagiri, University of Mumbai, Maharashtra, India.

\* [ksukhatankar@rediffmail.com](mailto:ksukhatankar@rediffmail.com)

**Abstract**— One side polished, single crystal n+ GaAs of <100> orientation, have been implanted with 100 MeV <sup>197</sup>Au to the dose of 1e14 ion/cm<sup>2</sup> at room temperature and 70 MeV <sup>197</sup>Au to the dose of 1e14 ion/cm<sup>2</sup> at substrate temperature 100oC separately. Implanted samples were annealed at different temperatures from 100oC to 550oC. Ohmic contacts with Au-Ge-Ni alloy were made on sample before implantation. Temperature dependent current – voltage characteristics of samples implanted at room temperature & annealed at different temperature and room temperature current – voltage characteristics of samples implanted at elevated substrate temperature of 100oC & subsequently annealed at different temperature were recorded. Sample resistance of linear part of characteristics was considered for estimation of defects. The results were compared with similar study using 100 MeV Si and Sn.

We found that sample resistance and hence amount of defects after implantation defects depend on atomic mass of implanted ion and on substrate temperature during implantation. Annealing stages of defects also depends on atomic mass of implanted ion and during annealing cycle the defects are more stable for elevated substrate temperature implantation as compared to room temperature implantation.

**Index Terms**— Elevated temperature implantation, annealing, defects, GaAs.

## **1 INTRODUCTION**

Ion implantation is well known technique for the production of modern devices and integrated circuits in Si and compound semiconductor technologies. In case of III-V semiconductor, ion implantation has two important applications. The first one is to establish proper n- or p-type conductivity. The second is the implantation of suitable ions for electric isolation. This latter application is called implant isolation or isolation by ion irradiation [1]. Area of active research in MeV implantation includes studies on damage formation and disordering of GaAs super lattices. The damage resulting from the penetration of high energy ion irradiation can form amorphous layer below the surface which needs to be removed by an annealing process. As such, the annealing process of MeV implantation seems to be complicated than that of ion implantation at KeV energies [2]. It has been reported that in case of n+ GaAs, the implantation in the MeV range has diverse applications and also diverse areas of studied. Electrical characteristics show complex behavior with annealing treatment when n+ GaAs substrate is implanted in MeV range [3, 4]. Substrate temperature during implantation plays an important roll in damage production and there recovery. It is observed that the deeper defect levels are formed for samples implanted at elevated temperature [5]

In this paper we report the investigations of the room temperature implantation of <sup>197</sup>Au in n+ GaAs to the dose of 1x10<sup>14</sup> ions/cm<sup>2</sup> and effect of the elevated substrate temperature (100oC) implantation of <sup>197</sup>Au in n+ GaAs to the dose of 1x10<sup>14</sup> ions/cm<sup>2</sup>. We observe that there is reasonable change in the electrical characteristics of implanted n+ GaAs substrates after annealing both these samples at different temperatures from 100oC to 550oC. These investigations lead to bet-

ter understanding in basic interaction processes between ion and semiconductor in the high-energy regime at different temperatures. Temperature dependent current – voltage measurements over the temperature range of -100oC to +100oC are reported for the sample implanted with <sup>197</sup>Au to the dose of 1x10<sup>14</sup> ions/cm<sup>2</sup> at Room temperature. The results were compared with similar study with <sup>28</sup>Si and <sup>120</sup>Sn implantation in n+ GaAs.

## **2 EXPERIMENTAL DETAILS**

In this experiment one side polished n+ GaAs substrate of size 7 mm X 7 mm and thickness 400 micron were used. The samples were carefully cleaned in organic solvents. Implantations were carried out on polished side at room temperature with 100 MeV <sup>197</sup>Au ions and then separately at elevated substrate temperature of 100oC with 70 MeV <sup>197</sup>Au ions to the dose of 1e14 ions/cm<sup>2</sup> using the NEC 16 MV pelletron acclerator [6]. During implantation the beam current was held at 6-12 pA and the Au beam was scanned to bombard the entire sample surface. The ohmic contacts were fabricated by vacuum deposition of uniform coating of Au-Ge-Ni alloy coating, both on the lower surface of each sample and dots with an area 0.0045 cm<sup>2</sup>, through a metal mask on the upper surface of each sample. The contacts made were then alloyed for 1 min in pure nitrogen ambient at 450oC. During the alloying process Au-Ge dissolves a thin region of GaAs substrate and later re-growth of Ge doped GaAs takes place which produces a heavily doped n++ region that provides the required ohmic contact. For these samples, the ohmic contacts were made before the implantation.

Samples were cut into small pieces of size about 3 mm

X 3 mm and different pieces were annealing over a range of temperatures from 100oC to 550oC. The annealing of samples was done isochronally for 10 min in high purity nitrogen ambient in a rapid thermal annealing system (RTA) system [7].

Current-Voltage (I-V) measurements between top and back contacts have been carried out for as-implanted samples and for the samples annealed at different temperature. The current-voltage (I-V) measurements were carried out at room temperature and over a range of sample temperatures from -100oC to +100oC using Keithley Electrometer 2400. I-V measurements were made on two to three dots on each sample and found to be repeatable. Although I-V measurements have been done on one selected dot on each sample after annealing treatment, in some cases they have been checked on more than one dot and found to be representative of the result. Sample resistance were recorded from linear part of the characteristic.

### 3 RESULTS AND DISCUSSIONS




Figure 1. I -V Characteristics of un-implanted and as implanted samples.

Figure 1 shows the electrical characteristics of un-implanted substrate and as-implanted samples for dose  $1 \times 10^{14}$  ions/cm<sup>2</sup> at room temperature and at elevated substrate temperature of 100oC. For implanted samples the I-V curves are weakly non-linear. We have estimated effective resistance in the linear portion of the curve where the series resistance is dominant. We have used the measured resistance values in this work instead of usual resistivity values because of uncertainty in the value of thickness to be used in calculating the resistivity from the measured resistance.

We observe that resistance of samples for room temperature implantation and elevated temperature implantation are 95 $\Omega$  and 123 $\Omega$  respectively. The low resistance indicates conduction via defect states. The density of the defect states must

be reasonably high so that the electrons trapped in these levels can hop from one site to neighboring defect sites. Thus the electrical conduction in these samples is defect dominated [8, 9, 10]. Higher resistance of 123  $\Omega$  for elevated substrate temperature implantation indicates comparatively lower defect density.

Plot of Current - Voltage for <sup>197</sup>Au implantation in n+ GaAs at Room Temperature




Figure 2. I -V Characteristics of as implanted and annealed samples implanted with <sup>197</sup> Au at room temperature.

Plot of Current - Voltage for <sup>197</sup>Au implantation in n+ GaAs at elevated temperature 100°C




Figure 3. I -V Characteristics of as implanted and annealed samples implanted with <sup>197</sup> Au at elevated temperature 100oC.

Figure 2 shows the I-V characteristic of as implanted and annealed samples for room temperature implantation and figure 3 shows that of for elevated temperature (100oC) implantation. The as-implanted characteristics are fairly linear.

The successive annealing treatment has made the curves more and more nonlinear. Table 1 shows room temperature sample resistance for both the implantation estimated from linear part of characteristics.

| Annealing Temp °C | Resistance of <sup>197</sup> Au implanted at Room Temp in Ω | Resistance of <sup>197</sup> Au implanted at 100°C in Ω |
|-------------------|---|---|
| Room Temp.        | 46.1  | --  |
| 100               | 14.8  | 135   |
| 150               | 18.8  | 160   |
| 200               | 17.1  | 165   |
| 250               | 21.4  | 241   |
| 300               | 24.6  | 477   |
| 350               | 62.5  | 324   |
| 450               | 37593   | 1401  |
| 550               | 373134  | 83134   |

Table 1: Resistance of samples annealed at different temperatures for <sup>197</sup>Au implanted n+ GaAs at room temperature and at elevated temperature (100oC)




Figure 4. Effective resistance variation with annealing temperature.

Figure 4 shows room temperature values of effective resistance measured for different annealing temperatures for the sample implanted with the dose of  $1 \times 10^{14}$  ion/cm<sup>2</sup> implanted at room temperature and at elevated temperature (100oC). We observe that there is not a much change in the substrate resistance for annealing up to 350oC for both implantations. This indicates that the conduction mechanism for the samples annealed up to 350oC may be hopping between the defect states.

For elevated temperature implantation the samples resistances are slightly higher as compared to room temperature implantation. This may be due to low defect states compared to room temperature implantation.

After annealing to 4500 C resistivity of the sample implanted at room temperature increases suddenly. After this annealing stage at 450oC, the defects must have been annealed out and density of defect states in the band gap has been reduced so that hopping conduction no longer prevails, and therefore resistivity has suddenly increased. Higher values of resistance after annealing stage still in both the cases indicates that the carriers are trapped by the defect states still existing in the band gap and further annealing is required for the removal of defects [11].

In the similar experimental study by K V Sukhatankar et al [12] with 70 MeV <sup>120</sup>Sn implantation in n+ GaAs at room temperature, the electrical properties of the irradiated samples were investigated after irradiation and annealing at various temperatures up to 1000 oC. It was found that electrical conduction is due to variable range hopping mechanism for sample annealed up to 450 oC. In these investigations, the defects were assumed to be created by nuclear energy loss.

Electrical characterization of a single crystal <100> orientation n-GaAs substrates implanted at room temperature with 100 MeV <sup>28</sup>Si to a dose of  $1 \times 10^{14}$  ions/cm<sup>2</sup> have been reported in literature [13]. The room temperature electrical characteristics of as implanted and samples annealed in the temperature range of 100-1000 oC have been studied. The current - voltage (I-V) curves show complex behavior with annealing temperature. For the samples annealed at and below 450 oC, the conductivity mechanism in the low temperature range was found to be dominated by variable range hopping. It has also been reported that in case of GaAs, the electrical characteristics shows complex behaviour with annealing treatment when it is implanted in MeV range.

The temperature dependence current-voltage (I-V) characteristics are helpful to understand conduction mechanisms taking place inside the sample. For the sample implanted with 100 MeV <sup>197</sup>Au to the dose of  $1 \times 10^{14}$  ions/cm<sup>2</sup>, the I-V characteristics have been studied over a temperature range of -100oC to +100oC.

Resistance of the samples implanted at room temperature and annealed up to 350oC satisfy the relation  $\rho(T) = \rho_0 e^{(T_0/T)^{1/4}}$  in the temperature range of -100oC to 0oC as shown in figure 5. That is in this temperature range the conduction is dominated by variable range hopping between defect energy levels in the forbidden gap.




Figure 5. Log of sample resistance against  $T^{-1/4}$  for different annealing temperatures.

The values of  $T_0$  obtained from the slopes of  $\log R$  against  $T^{-1/4}$  are used to calculate localized state density at Fermi level  $N(E_f)$  using  $N(E_f) = (c^4 \alpha^3) / (T_0 k)$ . The commonly obtained values of  $N(E_f)$  are found in the range of  $10^{18} - 10^{19} \text{ cm}^{-3} \text{ eV}^{-1}$ . Similar observations were reported by A R Damale [14] with room temperature implantation of  $^{28}\text{Si}$  in n GaAs and by K V Sukhatankar in his Ph.D. thesis [15] (unpublished) with room temperature implantation of  $^{120}\text{Sn}$  in n+ GaAs. The values of  $N(E_f)$  corresponding to different ions are listed in table 2.

| Annealing Temp (°C) | $N(E_f)$ for $^{28}\text{Si}$ implanted n GaAs $\times 10^{18} (\text{cm}^{-3} \text{ eV}^{-1})$ | $N(E_f)$ for $^{120}\text{Sn}$ implanted n+ GaAs $\times 10^{18} (\text{cm}^{-3} \text{ eV}^{-1})$ | $N(E_f)$ for $^{197}\text{Au}$ implanted n+ GaAs $\times 10^{18} (\text{cm}^{-3} \text{ eV}^{-1})$ |
|---------------------|--|--|--|
| As implanted        | 2932   | 1.78   | 1.870  |
| 100                 | --   | 1.539  | 2.900  |
| 150                 | 33.41  | --   | 2.595  |
| 200                 | 26.83  | 1.446  | 2.554  |
| 250                 | 22.30  | 1.424  | 2.167  |
| 300                 | 21.89  | 1.033  | 2.012  |
| 350                 | 17.10  | 0.918  | 1.766  |

Table 2:  $N(E_f)$  at different annealing temperatures for  $^{28}\text{Si}$ ,  $^{120}\text{Sn}$  and  $^{197}\text{Au}$  implanted samples implanted with the dose of  $1 \times 10^{14} \text{ ions/cm}^2$ .

For each implantation, decreasing values of  $N(E_f)$  with increasing annealing temperature, indicates that as the annealing temperature increases the defect concentration decreases

which leads to small but finite increase in the resistance values. It has also been observed that defect density  $N(E_f)$  varies with implanted ion. In case of comparatively lighter ion  $^{28}\text{Si}$  implantation defect densities are higher compared to those for  $^{120}\text{Sn}$  and  $^{197}\text{Au}$  implantation. The lighter ion implantation at MeV energy creates higher damages in the substrate.

## 4 CONCLUSION

We have implanted 100 MeV,  $^{197}\text{Au}$  ions in a single crystal n+ GaAs substrates at a fluence of  $1 \times 10^{14} \text{ ions/cm}^2$  at room temperature and 70 MeV,  $^{197}\text{Au}$  ions in a single crystal n+ GaAs substrates at a fluence of  $1 \times 10^{14} \text{ ions/cm}^2$  at  $100^\circ\text{C}$ . Samples were cut into small pieces and annealed over temperature range of  $100^\circ\text{C}$  to  $550^\circ\text{C}$ . Electrical characteristics of the samples have been studied by current-voltage measurements and effective resistance was estimated. Current-voltage (I-V) characteristics are weakly nonlinear. Linear part of characteristics was considered for estimation of defects by calculating sample resistance. The results were compared with similar study using 100 MeV Si and Sn. It has been observed that the defects depend on implanted ion and substrate temperature during implantation. The defects are more stable for implantation for higher substrate temperature as compared to room temperature implantation.

## 5 ACKNOWLEDGEMENT

We are thankful to the scientific staff of Inter-University Accelerator Center, New Delhi for their kind cooperation during the implantation experiment. We also thank to Mr. Amit Shah, TIFR Mumbai and Prof. B M Arora, IIT Bombay for his guidance and help in the deposition of ohmic contacts.

## 6 REFERENCES

- [1] S.J. Pearton, Mater. Sci. Rep. 4,313 (1990).
- [2] T. INADA and H. IWASAKI, J. Appl. Phys. Lett. 69 (1991) 6665.
- [3] A M Narsale, A R Damle, Y P Ali, D Kanjilal, B M Arora, V P Salvi, J Mater. Sci. Materials in Electronics. 11(2000) 439.
- [4] A M Narsale, Y P Ali, B M Arora, Nucl. Inst. Meth. B, 148 (1998) 97.
- [5] S. Ahmed et al, Nuclear Instruments and Methods in Physics Research B 206 (2003)1003-1007.
- [6] Kanjilal D, Chopra S., Narayan M M, Iyer I S, Zha V, Joshi R, Datta S K, Nucl. Inst. Meth. A, 328 (1997) 100.
- [7] Belekar M M, Narsale A M, Sukhatankar K V, Arora B M, Ali Y P, Indian Journal of Pure & Applied Physics, 40, 543-551.
- [8] K V Sukhatankar, M M Belekar, A M Narsale, Geeta Nair, Y P Ali, B M Arora, Radiation Measurements 36 (2003) 685-688.
- [9] Y P Ali, A M Narsale, Uma Bhambhani, B M Arora, V P Salvi, A P Shah, D Kanjilal, Nucl. Instr. And Meth. B 117 (1996) 129.
- [10] M. M. Belekar, K. V. Sukhatankar, A. M. Narsale, Geeta Nair, B. M. Arora, V. P. salvi, Y. P. Ali, D. Kanjilal, Solid State Physics (India), Vol. 44, (2001), pp 559-560.
- [11] A.M. Narsale, Y.P. Ali, U. Bhambhani, V.P. Salvi, B.M. Arora, D Kanjilal and G.K.Mehta, J. Appl. Phys. 82 (1997) 4228.

- [12] K V Sukhatankar, International Journal of Engineering Research, Vol.3, S3, 2015, 82-85
- [13] A. M. Narsale, A.R. Damle, Yousuf P. Ali, D Kanjilal, B.M. Arora, A.P. Shah, S.G. Lokhre and V.P. Salvi, J. of Materials Science: Materials in Electronics 11 (2000) 439.
- [14] A R Damale, PhD thesis (unpublished) "Electrical and IR investigations of high energy  $^{28}\text{Si}$  implantation in GaAs".
- [15] K V Sukhatankar, PhD thesis, (unpublished) "Design and development of PC based I-V measurement system and electrical characterization of high energy  $^{120}\text{Sn}$  implantation in GaAs".
- XXX

IJSER